ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design


Student Honor Pledge:

All work submitted is completed by me directly without the use of any unauthorized resources or assistance (January 26th @ 5:30 pm) Initials:

PROBLEM 1 (30 PTS)


- Complete the timing diagram of the digital circuit shown below. You must consider the propagation delays. Assume the propagation delay of every gate is 5 ns. The initial values of all signals are plotted in the figure.

O1117 **1**



PROBLEM 2 (30 PTS)

Complete the timing diagram of the logic circuit whose VHDL description is shown below: •



PROBLEM 3 (40 PTS)

The following is the timing diagram of a logic circuit with three inputs. Simplify the Boolean expression of the circuit and sketch the minimized circuit.

